

## **CHARACTERISTICS OF AN IMAGE SENSOR WITH EARLY-VISION PROCESSING FABRICATED IN STANDARD 0.35 $\mu\text{m}$ CMOS TECHNOLOGY**

**Waldemar Jendernalik, Jacek Jakusz, Grzegorz Blakiewicz, Stanisław Szczepański, Robert Piotrowski**

*Gdansk University of Technology, Faculty of Electronics Telecommunications and Informatics, Department of Microelectronic Systems, Narutowicza 11/12, 80-233 Gdańsk, Poland (✉waldi@eti.pg.gda.pl, +48 58 3471864)*

### **Abstract**

The article presents measurement results of prototype integrated circuits for acquisition and processing of images in real time. In order to verify a new concept of circuit solutions of analogue image processors, experimental integrated circuits were fabricated. The integrated circuits, designed in a standard 0.35  $\mu\text{m}$  CMOS technology, contain the image sensor and analogue processors that perform low-level convolution-based image processing algorithms. The prototype with a resolution of  $32 \times 32$  pixels allows the acquisition and processing of images at high speed, up to 2000 frames/s. Operation of the prototypes was verified in practice using the developed software and a measurement system based on a FPGA platform.

Keywords: CMOS imager, analogue processor array, smart sensor, vision chip.

© 2012 Polish Academy of Sciences. All rights reserved

### **1. Introduction**

In many monitoring, navigation and control systems, image processing techniques are frequently used for object control. An important component of such systems is an image sensor responsible for image acquisition and pre-processing. Depending on the applications, the image sensors should have low-power consumption or high-speed of processing. For example, in robotics or biomedical implants, low-power consumption is of primary importance, because such systems are typically powered from small power sources, such as batteries or small solar cells. On the other hand, for example in road traffic control or safety monitoring systems, high-speed image processing is an important requirement. The characteristic feature of all the image sensors is the extremely large amount of data which needs to be processed in a relatively short time interval. In order to improve the overall efficiency of the image processing, a two-stage processing is typically implemented in microelectronic vision systems. The first stage, consisting of image acquisition and application of numerically-intensive early-vision enhancement algorithms, is usually performed in so-called vision-chips. Further processing steps are typically implemented in the main processors located in the central unit of the system. The quality and efficiency of the image processing systems mainly depend on the quality of the vision-chips. A complete vision-chip contains a photo-detector array and embedded low-level programmable vision processors.

The very early solutions of the integrated vision-chips were mostly dedicated to a specific image algorithm and could not be reconfigured. The next generations of the programmable vision-chips, designed in multiple instruction multiple data (MIMD) or single instruction multiple data (SIMD) architectures, were able to perform several image algorithms [1-5]. The

newest chips have fully programmed architectures with parallel analogue data processing of significantly reduced processing time [6-9]. Although the development in vision-chip implementations is impressive, supply power consumption and image processing speed still need to be improved.

As mentioned before, the vision-chips consist of two main components, the vision sensors and the low-level processors. The vision sensors are constructed using p-n diodes or transistors exposed to light, which convert light to an electrical signal. A relatively small photo-current in the pA range, generated by the photo-sensors, can be converted to voltage with an amplitude of about 1 V in order to allow processing in the voltage-mode analogue processors [10-17]. Another approach is to directly amplify the photo-current to the  $\mu\text{A}$  level, in order to be processed in the current-mode analogue processors [5-6, 18-19]. In such circuit solutions, the main part of supply power is consumed by the analogue processors. Therefore, if the primary requirement is the reduction of supply power consumption, the analogue processors have to be designed using specially optimised architectures.

The presented CMOS implementation of the vision-chip addresses some of the outlined weaknesses of the known solutions. The considered solution, based on parallel signal processing, is dedicated to high-speed applications. The key advantage of this chip is the high speed of image processing, reaching 2000 frames per second. The circuit, depending on the requirements, can also be reconfigured to have relatively low power consumption in the range of several mW. The analogue processor in this vision-chip can perform convolution filtering of images based on a full  $3 \times 3$  kernel, where the kernel coefficients can be reprogrammed on the fly, even during the image processing time.

The paper is organized as follows. An overview of the basic parameters and methods for their measurement is given in Section 2. The following section presents details of implementation of a proof-of-concept prototype integrated circuit. The results of the circuit measurements are presented and discussed in Section 4. The final conclusions are given in the last section.

## **2. Basic parameters of vision-chips and their measurements**

Two kinds of parameters are used to characterize the vision-chips. The first group of parameters describes properties of the image sensors, whereas the other group characterizes the embedded image processors. The sensors are mainly characterized by electro-optical parameters, whereas the processors are characterized by electrical parameters. An overview of the key parameters belonging to each group is presented in the following subsections.

### **2.1. Parameters of image sensors**

The basic parameters of image sensors are: resolution, frame rate, fixed pattern noise (FPN), photo-response non-uniformity (PRNU), random noise, noise-to-signal ratio (SNR), dynamic range (DR), linearity and sensitivity [20, 21].

FPN, also known as dark signal non-uniformity or offset distribution, is a measure of pixel-to-pixel variation when the image sensor array is in the dark. It is primarily due to dark current differences of the photo-sensitive devices, reset noise and mismatches of the read-out circuitry. It is signal- and time-independent noise, which is additive to other types of noise in the sensor. FPN is measured as a standard deviation (or as a peak-to-peak variation) along a line of an image, averaged to remove random noise. FPN is usually equal to a few mV rms, and is frequently given in percent as the ratio of the rms voltage noise to the full-scale output voltage swing.

PRNU, also referred to as gain distribution, is a pixel-to-pixel variation in the response of a photo-sensor array to fixed-intensity light

$$PRNU = \frac{\sigma(V_{out})}{V_{out,max}}, \quad (1)$$

where  $V_{out,max}$  is the full-scale output voltage swing of a pixel, and  $\sigma(V_{out})$  is a standard deviation of the pixel signals under uniform lighting. PRNU is typically measured at 50% of the saturation level.

The measurements of FPN and PRNU are ideally performed with an integrating sphere that allows generation of very uniform illumination, with typical variation less than 0.5% over the complete field of view. Such an integrating sphere can be combined with various light sources, such as LEDs with selected wavelengths or even with a monochromator, if continuous tuning of the wavelength is desired.

The sensor's random noise is independent across pixels and varies from frame to frame. This noise is typically measured in the darkness and with short shutter times in order to avoid the effect of photon shot noise and leakage currents. The random noise is computed on the basis of many images (frames). In this case, the standard deviation (i.e. rms value) of the output voltage for one pixel yields the sensor noise floor, usually expressed in mV. With respect to the sensor noise, the term read-out noise is often used. It is random noise, occurring at the output of a complete vision-chip, which includes the sensors noise as well as the noise generated in the readout circuitry, comprising analogue amplifiers and AD converters. The noise floor of an image sensor is typically given in the absence of illumination. However, the rms value of the random noise depends on the illumination level, and in most cases this noise increases with higher illumination. SNR, expressed in decibels, is the ratio of the sensor's output voltage to the rms value (or the standard deviation) of the random noise, at a given illumination level and shutter time.

Another related parameter, DR, determines the range of illumination that can be detected by the sensor. DR can be simply computed by the sensor's electrical parameters, as the ratio of the full-scale output voltage swing to the rms value of the dark random noise.

The linearity of a sensor can be determined on a transfer characteristic, measured for different light intensities beginning from the dark and ending at the saturation level, and then fitting a 'best fit' straight line from 25% to 75% of the saturation. The maximum peak-to-peak deviation of the output voltage from the 'best fit' straight line defines the absolute error ( $E_{pp}$ ), which is used in the following definition of the linearity

$$L = \left( 1 - \frac{E_{pp}}{V_{out,max}} \right) \cdot 100\%. \quad (2)$$

## 2.2. Parameters of analogue processors

Measurements of analogue processor performance are difficult in practice. The basic parameters for digital processors, such as speed and accuracy can be readily determined by the number of executed instructions per second, and the number of bits used for signal representation. Much more difficult is the situation with the analogue processors, where only the equivalent parameters can be determined. One of the practical methods of measuring such parameters is based on the comparison of two results, achieved from ideal numerical processing and the processing accomplished with the analogue processor under test. In this case, the same test image is processed by two processors, and then the difference is calculated

for all image pixels. The equivalent resolution is determined for the case where the maximal error is less than half of the output signal change caused by the change of the last significant bit (LSB) in the numerical processing. This kind of test can be performed only if a tested vision-chip allows processing of an external reference image; in other cases, only the total processing error for both the image sensor and processor can be determined.

The speed of digital processors, expressed as the number of frames per second, strongly depends on the complexity of the implemented algorithms. For the analogue processors, the complexity of algorithms has less impact on the processing speed, and therefore in many cases they are much faster for complicated algorithms. Due to this fact, the speed of the analogue processors is typically determined as an average parameter for several selected algorithms.

### 3. High-speed image sensor

#### 3.1. Vision chip architecture

The experimental image sensor is fabricated in a 0.35  $\mu\text{m}$  CMOS process, provided by Austria Micro Systems. The silicon structure of 2783  $\mu\text{m} \times 2583 \mu\text{m}$  size is embedded into a JLCC 68 package. Fig. 1a shows the prototype chip with removed top cover so that the lens can be installed. The architecture of the high-speed image sensor is selected to meet two contradictory requirements of high-speed processing and a low supply power consumption. Because the primary applications of the designed sensor are in monitoring and controlling systems, the sensor architecture and the circuit solution have been simplified. In such systems, the accuracy of image signal processing equivalent to a resolution of 5 to 6 bits is sufficient for satisfactory results [22].

To achieve a good trade-off between speed and power consumption, the SIMD architecture using analogue processors containing multipliers and summers is selected [23]. The general architecture of the prototype chip is shown in Fig. 1b [24]. The photo-pixel array contains 32x32 pixels and is located in the center of the chip. Two sets of analogue processing elements (APE) are arranged in columns placed on the right and the left sides of the pixel array, and work in parallel. This kind of circuit arrangement enables relatively simple and short signal paths, having small stray capacitances which help to achieve fast signal transmission and reduction of the power dissipated on switching. By making the photo-pixel sensor as simple as possible, containing only the necessary circuits for signal acquisition, it is possible to significantly reduce the array dimensions and length of signal paths. The accompanying logic circuits control the sequence of processed image samples.




Fig. 1. Prototype high-speed vision chip: a) micro photography, b) general architecture.

The architecture presented in Fig. 1b guarantees a one clock cycle calculation of a complete result for each image pixel, regardless of the complexity of the realized image algorithm. Due to parallel processing of a complete set of 9 signals coming from all the neighboring photo-pixels (as shown in Fig. 2), a high data throughput is achieved. The time needed to complete the calculations of a single image frame is equal to the product of the number of columns and the clock period. The details of APE circuit realization are given in [23, 24].




Fig. 2. Arrangement of signal processing paths for a single APE.

### 3.2. Image sensor

All pixels in the photo-array process images in the same time slot by using an electronic shutter that eliminates image smearing caused by fast movement of the object. The shutter time can be varied in order to adjust the photosensitivity to different illumination conditions. The important feature of the designed CMOS sensor is independent control of the shutter time and the readout pixel clock, which helps to achieve relatively good images even in poor illumination. The schematic of an active pixel sensor (APS) is shown in Fig. 3a. Such an APS configuration ensures a linear response to illumination and good noise performance [20]. The pixel is composed of five functional circuits: the photodiode made as an n-well over a p-substrate, the reset transistor M1, the source-follower M2 biased by the current sink M3, the shutter switch M4, the storage capacitor  $C_{MEM}$ , and the buffer for non-destructive readout driving a row interconnecting line. In order to reduce the power consumption, the drain current of M3 is switched to zero after closing the shutter switch. Furthermore, the signal “Enable” activates the output buffer only during the read time of the selected column. As a result, each functional circuit is only activated while needed for a short time interval. A single cycle of the pixel operation starts with resetting, which is initialized by pulling the signal “Rst” to low and charging the photodiode capacitance  $C_D$  to  $V_{DD}$ . At the same time, the signal “Shutter” is set to  $V_{DD}$  and  $C_{MEM}$  is charged to  $V_{REF} = V_{DD} - V_{GS1} \cong 2.1$  V. The transition of the signal “Rst” from zero to  $V_{DD}$  starts the integration of the photodiode current. The speed of discharging  $C_D$  and  $C_{MEM}$  is proportional to the energy of incident light, which assures a linear photo-electrical conversion. At the end of the integration time, the shutter switch is opened, and the final charge is stored in the capacitor  $C_{MEM}$ . The readout of the voltage (charge) stored in  $C_{MEM}$  is started by activation of the signal “Enable”, which controls the pixel output buffer.




Fig. 3. CMOS active pixel sensor (APS): a) schematic, b) topography (dimensions  $40.8 \mu\text{m} \times 43.1 \mu\text{m}$ ).

The measured waveforms illustrating the operation of the circuit are shown in Fig. 4. The waveform <1> shows the voltage on the memory capacitor  $C_{MEM}$ , which represents image data. The logic signals <2>, <3>, and <4> respectively: drive the reset, the shutter, and control the process of array columns reading. To improve the clarity of Fig. 4, the low level of the “Rst” signal is set to the relatively large width of 20 ms, which in reality is about 500 ns. When “Rst” reaches the high level, the integration starts, and voltage <1> decreases linearly until the shutter <3> drops to low. At this moment, the voltage on the capacitor  $C_{MEM}$  represents actual image data and can be further processed. The sequential reading of the consecutive array columns can be observed based on signal <4>, which is activated and becomes the master clock synchronizing the process of reading.




Fig. 4. The measured waveforms of the pixel signals: <1> voltage on  $C_{MEM}$ , <2> Rst, <3> Shutter, <4> column readout clock.

#### 4. Prototype testing and measurements

For practical testing of the fabricated vision-chips, the measuring system presented in Fig. 5 was developed. The system consists of three main components: (i) the test board with ADCs MAX154, the socket for the vision-chip, and a supply circuitry, (ii) FPGA evaluation kit with Xilinx Virtex4-SX35 chip, (iii) a personal computer with a dedicated software to configure and control the operation of the test board. The lens is placed over the prototype

vision-chip to create an image on the surface of the silicon structure. The video signals are transmitted outside the test chip over 4 analogue outputs, and then they are converted to digital form by 4-channel 12-bit ADC converters. All the necessary digital control signals are generated using the FPGA platform, and 4 variable pulse-width converters PWM0-PWM4. The test board system is controlled by the software Picoblaze microcontroller, which communicates with the personal computer (PC) via the 1Mbit/s USB/UART port.




Fig. 5. Measuring system: a) photograph, b) block diagram.

The data obtained from the test board is stored in a RAM or on a hard disk for further off-line processing. The software, running on a PC, controls the configuration of the vision-chip (Fig. 6a) and enables visualization of the obtained data (Fig. 6b). As Fig. 6c shows, the vision-chip configuration includes definition of all the convolution kernel coefficients. The developed software also allows FPN reduction of the photo-sensor matrix, which is based on the parameters specified in the window shown in Fig. 6d. FPN reduction uses the method presented in [25], where invariability of FPN in time and a linear pixel characteristic are assumed. Under such assumptions the pixel calibration process can be expressed by the following simple equation [25, 26]

$$V_{corr} = G_{corr} V_{pix} + V_{off} \quad (3)$$

where:  $V_{corr}$  is the vision signal after correction,  $V_{pix}$ ,  $V_{off}$  denote respectively the original signal and the dark offset of the pixel,  $G_{corr}$  is the gain correction coefficient. In order to find the optimal correction parameters  $V_{off}$  and  $G_{corr}$  the expression (3) is evaluated for two different levels of sensor illumination. The achieved correction parameters are stored on a hard disc for later use, when the calibration is needed.




Fig. 6. Examples of software windows for the vision-chip control and configuration.

#### 4.1. Sensor performance

The image sensors always suffer from technology related nonidealities that limit the performances of the vision system. In the presented vision-chip there are two main sources of nonidealities: the variation of DC offset of APEs, and the mismatch between individual photo-pixel parameters. The DC offsets are mainly caused by the mismatch between currents biasing the individual APEs. For uniform illumination, those offsets manifest as the row-to-row pattern shown in Fig. 7a. This kind of inter-row FPN can be easily removed in the data acquisition process. The result of the inter-row FPN removing is shown in Fig. 7b, where only the pixel-to-pixel FPN is visible. The pixel-to-pixel FPN can be reduced by applying correlated double sampling (CDS). In such a case, each output of a pixel is read twice, after reset and at the end of the integration time. The corrected signal is obtained as the difference of these two values. In the presented chip, CDS is realized externally in the FPGA platform. For the tested chips, the measured pixel-to-pixel FPN is about 2 mV rms. Fig. 7c shows the image after CDS correction, where FPN is reduced to about 0.2 mV rms.




Fig. 7. Image sensor's FPN: a) raw image, b) after removing row-to-row FPN, c) after removing pixel-to-pixel FPN.




Fig. 8. Measured photoelectric characteristic of the image sensor.

The accuracy of the convolution calculation is also affected by nonlinearity of the image sensor, which primarily results from nonlinear characteristics of the photo-diode and the pixel’s circuitry. The light-to-voltage characteristic of a complete sensor is presented in Fig. 8 for an integration time equal to 100  $\mu$ s. The nonlinearity determined within the full output voltage swing is 2.6%. In Fig. 8, the saturation voltage is 1400 mV and the measured random noise in the dark is 1.8 mV rms, which gives an optical dynamic range DR = 57 dB. Under 500 lux illumination, the random noise increases to 4 mV rms, thus the peak output signal-to-noise ratio is SNR = 50.5 dB.

Table 1. The main parameters of the prototype vision-chip.

Technology	0.35 $\mu$ m CMOS
Supply voltage	3.3 V
Chip area (with IO pads)	7.2 mm <sup>2</sup>
Pixel array size	32 $\times$ 32
Chip power consumption	21 $\mu$ W (@ 25 frames/s)
Pixel dimensions	40.8 $\mu$ m $\times$ 43.1 $\mu$ m
No. of transistors per pixel	22
Photodiode fill factor	8 %
Implemented algorithms	Convolution (full 3x3 kernel)
Sensitivity	2.5 V/lux·s
Frame rate	2000 fps (max)
Random noise	1.8 mV rms (dark) 4 mV rms (@ 500 lux)
Optical dynamic range (DR)	57 dB
Linearity of image sensor	97.4 %
Dark FPN	0.14 % of a full scale (without CDS) < 0.01 % of a full scale (with CDS)
PRNU @ 50% of saturation	1.2 % of a full scale
Signal to random noise ratio (SNR)	50.5 dB

A single photo-pixel consumes 0.4  $\mu$ A of the supply current while recording an image, and needs 10  $\mu$ A during the readout period. The shutter is opened for the entire array of the photo-pixels, which means that the complete array consumes 0.4  $\mu$ A  $\times$  32  $\times$  32  $\approx$  410  $\mu$ A during a typical acquisition interval of 15  $\mu$ s. The image data transfer and processing require activation of three columns and all APEs at the same time. For typical working conditions of

25 frames/s, the time needed for processing of a complete row of images is  $3.2 \mu\text{s}$ , which makes an average power consumption of  $7.2 \mu\text{W}$  ( $780 \mu\text{A}$  per APE). The complete chip, including the biasing circuits and digital logic, consumes  $21 \mu\text{W}$  on average. The summary of the main parameters of the vision-chip is given in Table 1.

#### 4.2. Examples of image processing

The presented prototype is a small-size, proof-of-concept device fabricated mainly for quality testing of early-vision algorithms implementation. The selected examples of image processing are presented in Fig. 9. Fig. 9a shows a raw image for reference, whereas Fig. 9b illustrates the left-bottom corner detection, Fig. 9c the vertical edges detection, Fig. 9d all the edges detection, and Fig. 9e shows the result of the low-pass filtering. For the presented results, the achieved image processing accuracy is about 5-6 bits. The total processing error was evaluated for the images presented in Fig. 9b–e. For these images, the achieved processing errors (ignoring the border effects) are equal to 1.8%, 2.2%, 2.9%, and 1.8%, respectively. The error was defined as RMS of the difference between the perfect processing, using 16-bit resolution, and the results achieved with the use of the prototype vision-chip. Even though the analogue computations are limited in accuracy, the final result seems to be satisfactory for many computer vision applications. All the images in Fig. 9 are obtained without CDS. Besides the mentioned errors, the images are also distorted by the effect of discharging the memory capacitor ( $C_{\text{MEM}}$  in Fig. 3a). This effect results from the influence of leakage currents caused by intensive light penetrating the analogue circuitry in APEs. At 125 lux illumination level, a 25 mV per millisecond voltage drop of the image signal is observed, which makes 1.7% of the maximum output voltage swing.




Fig. 9. Image processing examples: a) raw image, b) Roberts cross edge detection, c) vertical edge detection, d) Laplace all edge detection, e) lowpass filtering.

The time needed for image acquisition can be made relatively small (below  $20 \mu\text{s}$ , typically  $15 \mu\text{s}$ ), whereas the data transfer from a photo-pixel to APE is extremely short (shorter than  $100 \text{ ns}$ ), which means that the speed of image processing is as high as 20000 fps. The speed of

image recording for the presented test circuit is mainly limited by the external ADCs and the throughput of the connection between the test board and the PC. In spite of that, a fast moving object can be effectively observed. An exemplary result of such an observation, in the case of a black and white wheel, is presented in Fig. 10. Fig. 10 a shows a raw image of the wheel rotating at 2000 rpm. The image, achieved in real time by application of an edge detection algorithm, is shown in Fig. 10 b.




Fig. 10. Pictures of a black and white wheel rotating at 2000 rpm: a) raw image, b) edge detection.

## 5. Conclusions

A high-speed vision-chip that allows real-time focal-plane processing of grey-scale images is presented. The proof-of-concept prototype fabricated in 0.35  $\mu\text{m}$  CMOS technology has been functionally tested and measured. The obtained measurement results prove the correctness of the assumed chip architecture and circuit solutions. A good trade-off between power consumption, accuracy of image processing and the processing speed have been achieved. Due to a large surplus of image throughput, the presented image sensor can be extended to higher resolutions. Based on the presented design, it can be estimated that an image sensor of  $128 \times 128$  resolution, fabricated in 0.18  $\mu\text{m}$  CMOS technology [27] would occupy a  $6 \text{ mm}^2$  chip area while dissipating only 100  $\mu\text{W}$  of supply power.

## References

- [1] Cummings, E.R., Kalayjian, Z.K., Cai, D. (2001). A programmable focal plane MIMD image processor chip. *IEEE J. Solid-State Circuits*, 36(1), 64-73.
- [2] Martin, D.A., Lee, H.S., Masaki, I. (1998). A mixed-signal array processor with early vision applications. *IEEE J. Solid-State Circuits*, 33, 497-502.
- [3] Schemmel, J., Meier, K., Loose, M. (2002). A scalable switched capacitor realization of the resistive fuse network. *Analog Integrated Circuits Signal Processing*, 32, 135-148.
- [4] Dupret, A., Klein, J.O., Nshare, A. (2002). A DSP-like analog processing unit for smart image sensors. *Int. J. Circuit Theory Applicat.*, 30, 595-609.
- [5] Dudek, P., Hicks, P.J., (2001). An Analogue SIMD Focal Plane Processor Array. In *Proc. of IEEE Int. Symp. Circuits and Systems ISCAS 2001*, IV, 490-493.
- [6] Dudek, P., Hicks, P.J., (2005). A general-purpose processor-per-pixel analog SIMD vision chip. *IEEE Trans. Circuits Syst. I: Regular papers*, 52(1), 13-20.
- [7] Nilchi, A., Aziz, J., Genov, R. (2009). Focal-Plane Algorithmically-Multiplying CMOS Computational Image Sensor. *IEEE J. Solid-State Circuits*, 44(6), 1829-1839.
- [8] Lopich, A., Dudek, P. (2011). A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities. *IEEE Trans. Circuits Syst. I*, 58(10), 2420-2431.

- [9] Liñán Cembrano, G., Rodríguez-Vázquez, A., Carmona Galan, R., et al. (2004). A 1000 FPS at  $128 \times 128$  vision processor with 8-bit digitized I/O. *IEEE J. Solid-State Circuits*, 39(7), 1044-1055.
- [10] Dubois, J., Ginjac, D., Paindavoine, M., Heyrman, B. (2008). A 10 000 fps CMOS Sensor With Massively Parallel Image Processing. *IEEE J. Solid-State Circuits*, 43(3), 706-717.
- [11] Higgins, Ch.M., Deutschmann, R.A., Koch, Ch. (1999). Pulse-based 2-D motion sensor. *IEEE Trans. Circuits Syst. II*, 46(6), 677-687.
- [12] Gruev, V., Etienne-Cummings, R. (2002). Implementation of Steerable Spatiotemporal Image Filters on the Focal Plane. *IEEE Trans. Circuits Syst. II*, 49(4), 233-244.
- [13] Massari, N., Gottardi, M., Gonzo, L., Stoppa, D., Simoni, A. (2005). A CMOS Image Sensor With Programmable Pixel-Level Analog Processing. *IEEE Trans. Neural Netw.*, 16(6), 1673-1684.
- [14] Takahashi, N., Fujita, K., Shibata, T. (2009). A Pixel-Parallel Self-Similitude Processing for Multiple-Resolution Edge-Filtering Analog Image Sensor. *IEEE Trans. Circuits Syst. I*, 56(11), 2384-2392.
- [15] Elouardi, A., Bouaziz, S., Dupret, A., Lacassagne, L., Klein, J.O., Reynaud, R. (2007). Image Processing Vision Systems: Standard Image Sensors Versus Retinas. *IEEE Trans. Instrum. Meas.*, 56(5), 1675-1687.
- [16] Nilchi, A., Aziz, J., Genov, R. (2009). Focal-Plane Algorithmically-Multiplying CMOS Computational Image Sensor. *IEEE J. Solid-State Circuits*, 44(6), 1829-1839.
- [17] Lin, Z., Hoffman, M.W., Schemm, N., Leon-Salas, W.D., Balkir, S. (2008). A CMOS Image Sensor for Multi-Level Focal Plane Image Decomposition. *IEEE Trans. Circuits Syst. I*, 55(9), 2561-2572.
- [18] Njuguna, R., Gruev, V. (2010). Linear Current Mode Image Sensor Width Focal Plane Spatial Image Processing. In Proc. *IEEE Int. Symp. Circuits and Systems ISCAS 2010*, 4, 4265-4268.
- [19] Liñán Cembrano, G., Rodríguez-Vázquez, A., Carmona Galan, R., et al. (2004). A 1000 FPS at  $128 \times 128$  vision processor with 8-bit digitized I/O. *IEEE J. Solid-State Circuits*, 39(7), 1044-1055.
- [20] Gamal, A.E., Eltoukhy, H. (2005). CMOS image sensors. *IEEE Circuits & Devices Magazine*, 6-20.
- [21] ELIS-1024 IMAGER. High Performance Image Sensors. Datasheet for Panavision Imaging. [http://www.panavisionimaging.com/imagers\\_elis.htm](http://www.panavisionimaging.com/imagers_elis.htm).
- [22] Dudek, P., Hicks, P.J. (2000). A CMOS general-purpose sampled-data analog processing element. *IEEE Trans. Circuits Syst. II*, 47(5), 467-473.
- [23] Blakiewicz, G. (2009). Analog multiplier for a low-power integrated image sensor. In Proc. of *16th Int. Conf. Mixed Design of Integrated Circuits & Systems MIXDES'09*, Łódź, Poland, 226-229.
- [24] Jendernalik, W., Jakusz, J., Blakiewicz, G., Piotrowski, R., Szczepański, S. (2011). CMOS realisation of analogue processor for early vision processing. *Bulletin of the Polish Academy of Sciences, Technical Sciences*, 59(2), 141-147.
- [25] Stevanovic, N., Hillebrand, M., Hosticka, B.J., Iurgel, U., Teuner, A. (1999). A High Speed Camera System Based on a Image Sensor in Standard CMOS Technology. In Proc. of *IEEE Int. Symp. Circuits and Systems ISCAS'99*, 5, 148-151.
- [26] Bigas, M., Cabruja, E., Forest, J., Salvi, J. (2006). Review of CMOS image sensors. *Microelectronics Journal*, 37, 433-451.
- [27] Gryboś, P., Kmon, P., Żołądź, M., Szczygiel, R., Kachel, M., Lewandowski, M., Błasiak, T. (2011). 64 Channel Neural Recording Amplifier with Tunable Bandwidth in 180 nm CMOS Technology. *Metrol. Meas. Syst.*, 18(4), 631-644.